Part Number Hot Search : 
OH10007 7BZXC 1608X7 MAX11201 V68ZA05P ER302D BU1923 UCY7447
Product Description
Full Text Search
 

To Download KS88C4504 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  KS88C4504/p4504 product overview 1- 1 1 product overview sam87 rc product family samsung's new sam87rc family of 8-bit single-chip cmos microcontrollers offers a fast and efficient cpu, a wide range of integrated peripherals, and various mask-programmable rom sizes. timer/counters with selectable operating modes are included to support real-time operations. many sam87rc microcontrollers have an external interface that provides access to external memory and other peripheral devices. the sophisticated interrupt structure recognizes up to eight interrupt levels. each level can have one or more interrupt sources and vectors. fast interrupt processing (within a minimum six cpu clocks) can be assigned to specific interrupt levels. KS88C4504 microcontroller the KS88C4504 single-chip microcontroller is fabricated using a highly advanced cmos process. its design is based on the powerful sam87rc cpu core. stop and idle power-down modes were implemented to reduce power consumption. the size of the internal register file is logically expanded, increasing the addressable on-chip register space to 1040 bytes. a flexible yet sophisticated external interface is used to access up to 64-kbytes of program and data memory. the KS88C4504 is a versatile microcontroller that is ideal for use in a wide range of general-purpose applications such as cd-rom/dvd-rom drives. using the sam87rc modular design approach, the following peripherals were integrated with the sam87rc cpu core: ? five configurable 8-bit general i/o ports ? one 2-bit general i/o ports ? full-duplex serial data port with one synchronous operating modes ? two 8-bit timers with interval timer ? two 16-bit timers/counters with pwm operating modes or capture modes ? one voltage level detector pin ? four embedded chip selection pins (cs0?cs4) or normal i/o ports ? two programmable 8-bit pwm modules with corresponding output pins ? a/d converter with 4 selectable input pins otp the KS88C4504 microcontroller is also avaiable in otp(one time programmable) version, ks88p4504 the ks88p4504 microcontroller has an on-chip 4k-byte one-time- programable eprom instead of masked rom. the ks88p4504 is comparable to KS88C4504, both in function and in pin configuration.
product overview KS88C4504/p4504 1- 2 features cpu ? sam87rc cpu core memory ? 1040-byte internal register file ? 4-kbyte internal program memory external interface ? 64k-byte external data memory ? 64k-byte external program memory area ( romless) ? 60k-byte external program memory and 4k-byte internal program memory adc ? can be used as a general input/output port ? 8-bit resolution four channels sio ? 8-bit transmit/receive mode ? 8-bit receive mode ? lsb-first or msb-first transmission selectable ? internal or external clock mode 8-bit timers ? two 8-bit timers with interval timer mode (timer a and b) 16-bit timer/counters ? two programmable 16-bit timer/counters ? interval, or event counter mode operation ? 16-bit capture and 16-bit pwm mode ? internal or external clock source basic timer (watchdog timer) ? overflow signal makes a system reset ? 8-bit timer with interval timer mode general i/o ports ? five 8-bit general i/o ports (port 0, 1, 2, 3, 4) ? one 2-bit general i/o port (port 5) ? port 2 can drive led directly interrupts ? six edge-driven external interrupts ? two level-driven external interrupts ? fast interrupt mode processing pwm ? four output channels (pwm0, pwm1, tcpwm, tdpwm) ? 8-bit resolution with a 4-bit prescaler (pwm0, pwm1) ? from 16-bit counter (timer c/d) (tcpwm, tdpwm) embedded chip selection ? to reduce interface glue logic, chip selection logic is bold voltage level detector ? to prevent mcu from malfunctioning in an unstable power level, a voltage level detector circuit is inserted operating voltage range ? 2.7 v to 5.5 volts (@12 mhz) operating temperature range ? ? 40 c to + 85 c package types ? 80-pin qfp or tqfp operating frequency ? 25 mhz (4.5 v to 5.5 v)
KS88C4504/p4504 product overview 1- 3 block diagram port 0 port i/o & interrupt control sam87 rc cpu a8?a15 reset port 5 port 1 external interface block d0?d7 a0?a7 ea port 2 timers a and b serial port so si sck port 3 timers c and d p5.1 p5.0( wait ) sam8 bus a/d converter adc0 /p0.4 ? adc3 /p0.7 av ss av ref pwm module pwm0 pwm1 sam8 bus tcck tdck tcout tdout v dd1 v dd2 ,v ss1 ,v ss2 external address/data 1040-byte register file p0.0?p0.3 p0.4?p0.7/ adc0?adc3 4-kbyte rom watchdog time r p1.0?p1.4 p1.5?p1.7/ si, so, sck p2.0?p2.7/ int0?int7 p3.0?p3.7/ tdck, tcck tdcap, tccap tcout, tdout pwm0, pwm1 (internal) port 4/ chip selection logic p4.0?p4.7/ cs0?cs4 figure 1-1. KS88C4504 block diagram
product overview KS88C4504/p4504 1- 4 pin assignment pm dm rd wr vld p5.1 p5.0/ wait cs3 / p4.7 cs2 / p4.6 cs1 / p4.5 cs0 / p4.4 v dd1 v ss 1 xout xin ea p4.3 p4.2 reset p4.1 p4.0 pwm1/p3.7 pwm0/p3.6 tdout/p3.5 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 d7 d6 d5 d4 d3 d2 d1 d0 p0.0 p0.1 p0.2 v dd2 v ss2 p0.3 avref p0.4/adc0 p0.5/adc1 p0.6/ adc2 p0.7/ adc3 p1.0 p1.1 p1.2 p1.3 p1.4 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 a14 a15 p1.5/si p1.6/so p1.7/ sck p2.0/int0 p2.1/int1 p2.2/int2 p2.3/int3 p2.4/int4 p2.5/int5 p2.6/int6 p2.7/int7 p3.0/tdck p3.1/tcck/ p3.2/tdcap p3.3/tccap p3.4/tcout KS88C4504 80-qfp (top view) figure 1-2. KS88C4504 pin assignments
KS88C4504/p4504 product overview 1- 5 pin assignments ( continued ) 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 KS88C4504 80-tqfp (top view) 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 d4 d5 d6 d7 a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 a14 a15 pm dm rd wr vld p5.1 p5.0/ wait cs3 / p4.7 cs2 / p4.6 cs1 / p4.5 cs0 / p4.4 v dd1 v ss 1 xout xin ea p4.3 p4.2 reset p4.1 d3 d2 d1 d0 p0.0 p0.1 p0.2 v dd2 v ss2 p0.3 avref p0.4/adc0 p0.5/adc1 p0.6/ adc2 p0.7/ adc3 p1.0 p1.1 p1.2 p1.3 p1.4 p1.5/si p1.6/so p1.7/ sck p2.0/int0 p2.1/int1 p2.2/int2 p2.3/int3 p2.4/int4 p2.5/int5 p2.6/int6 p2.7/int7 p3.0/tdck p3.1/tcck/ p3.2/tdcap p3.3/tccap p3.4/tcout tdout/p3.5 pwm0/p3.6 pwm1/p3.7 p4.0 figure 1-3. KS88C4504 pin assignments
product overview KS88C4504/p4504 1- 6 pin descriptions table 1-1. KS88C4504/p4504 pin descriptions pin name pin type pin description circuit type pin number share pins p0.0?p0.7 i/o bit programmable port; input or output mode selected by software; normal input or push-pull output with software assignable pull-up (p0.0? p0.3) or pull-down (p0.4?p0.7). alternately, p0.4?p0.7 can be use as a adc input port with 8-bit resolution. 2, 3 56?54, 51, 49?46 adc0? adc3 p1.0?p1.7 i/o bit programmable port; input or output mode selected by software; normal input or push-pull output with software assignable pull-up. p1.5? p1.7 can be used as a synchronous sio port p1.5/si p1.6/so p1.7/sck 3 45?38 si, so, sck p2.0?p2.7 i/o general i/o port with normal input or push-pull output with software; assignable pull-up. bit programmable. alternately, p2.0?p2.7 can be used as inputs for external interrupts, int0?int7 (with noise filter and interrupt control). int0/int1 is level interrupts. 4 37?30 int0?int7 p3.0?p3.7 i/o general i/o port with bit programmable pins. normal input or push-pull output with software assignable pull-up. input or output mode is selectable by software. respectively, each pin can serve as (with noise filters): p3.0/timer d clock input (tdck) p3.1/timer c clock input (tcck) p3.2/timer d capture input (tdcap) p3.3/timer c capture input (tccap) p3.4/timer c out (tcout)/pwm out (tcpwm) p3.5/timer d out (tdout)/pwm out (tdpwm) p3.6/pwm0 output port p3.7/pwm1 output port 3, 5 29?22 tdck tcck tdcap tccap tdout/ tdpwm tcout/ tcpwm pwm0 pwm1 p4.0?p4.7 i/o general i/o port with bit programmable pins. normal input or push-pull output with software assignable pull-up. input or output mode is selectable by software. p4.0?p4.7 can alternately be used as inputs for embedded chip selection output. p4.4/cs0 p4.5/cs1 p4.6/cs2 p4.7/cs3 3, 5 21, 20, 18, 17, 11?8 cs0?cs3
KS88C4504/p4504 product overview 1- 7 table 1-1. KS88C4504/p4504 pin descriptions (continued) pin name pin type pin description circuit type qfp pin number share pins p5.0?p5.1 i/o general i/o port with bit programmable pins. normal input or push-pull, output mode. alternately it can use as external interface control signal p5.0/wait signal 5 7 wait adc0?adc3 i analog input pins for a/d converter module. alternatively used as general- purpose i/o 2 49?46 p0.4?p0.7 av ref ? a/d converter reference voltage av ss is connected to ground internally 50 ? pwm0, pwm1 o pulse width modulation output pins 5 23,22 p3.6 p3.7 int0?int7 i external interrupt input pins 4 37?30 p2.0?p2.7 tcck, tdck i external clock input for timer c and timer d 3 28,29 p3.1/p3.0 tccap,tdcap i timer c/ timer d capture input 3 26,27 p3.3/p3.2 wait i input pin for the slow memory timing signal from the external interface 5 7 p5.0 reset i system reset pin (pull-up resistor: 240 k w ) 1 19 ? ea i 5v: romless operating 0v: internal 4k and external 60k addressing mode ? 16 ? v dd1 , v ss1 ? power input pins for cpu operation (internal) and power input for otp writing ? 12,13 ? v dd2 , v ss2 ? power input pins for port output (external) ? 53,52 ? x in , x out ? main oscillator pins ? 15,14 ? si,so, sck i/o synchronous sio communication port 3 40,39,38 p1.5/p1.6 p1.7 a0?a15 o address output for external device 6 65?80 ? d0?d7 i/o data i/o for external device 7 57?64 ? pm,dm o external memory selection output ? 1,2 ? rd,wr o memory read/write output ? 3,4 ? cs0?cs3 o embedded chip selection output 5 11?8 p4.4?p4.7 tcout,tdout o 16-bit timer pwm mode output 5 25,24 p3.4, p3.5 vld ? voltage level detect pin ? 5 ? note: vdd1 must be connected to vdd2 in users application circuit, vss1 & vss2 also.
product overview KS88C4504/p4504 1- 8 pin circuits table 1-2. pin circuit assignments for the KS88C4504/p4504 circuit number circuit type KS88C4504 assignments 1 input reset pin 2 i/o a/d converter input pins, adc0?adc3, p0.4?p0.7 3 i/o port 0, 1, 3, 4, and 5 4 i/o p2 (int0?int7) 5 i/o p3 (tdck, tcck, tdcap, tccap, tcout, tdout, tcpwm, tdpwm, pwm0, pwm1) 6 output a0?a15, pm , dm , rd , wr 7 i/o d0?d7
KS88C4504/p4504 product overview 1- 9 input pull-up resistor (typical 240 k w ) v dd figure 1-4. pin circuit type 1 ( reset ) in/out output disable v dd v ss data pull-down enable normal input adc port selection adc in enable adc figure 1-5. pin circuit type 2 (adc0 ? adc3)
product overview KS88C4504/p4504 1- 10 in/out output disable data sck input normal input pull-up enable noise filter v dd v dd figure 1-6. pin circuit type 3
KS88C4504/p4504 product overview 1- 11 in/out output disable v ss data v dd pull-up enable pull-up resistor noise filter external interrupt input normal input v dd figure 1-7. pin circuit type 4
product overview KS88C4504/p4504 1- 12 in/out output disable v ss data v dd pull-up enable pull-up resistor v dd input selection bits for ports or other function other function figure 1-8. pin circuit type 5
KS88C4504/p4504 product overview 1- 13 out v dd in figure 1-9. pin circuit type 6 data in/out output disable v dd normal input figure 1-10. pin circuit type 7
product overview KS88C4504/p4504 1- 14 notes
ks 88c4504/p4504 electrical data 18 - 1 18 electrical data overview in this section, KS88C4504 electrical characteristics are presented in tables and graphs. the information is arranged in the following order: ? absolute maximum ratings ? d.c. electrical characteristics ? a.c. electrical characteristics ? i/o capacitance ? oscillation characteristics ? oscillation stabilization time
electrical data ks 88c4504/p4504 18 - 2 table 18 -1. absolute maximum ratings (t a = 25 c) parameter symbol conditions rating unit supply voltage v dd ? 0.3 to + 6.5 v input voltage v i all ports (in input mode) ? 0.3 to v dd + 0.3 output voltage v o all ports (in output mode) ? 0.3 to v dd + 0.3 v output current high i oh one i/o pin active ? 18 ma all i/o pins active ? 60 output current low i ol one i/o pin active + 30 ma total pin current for port + 100 operating temperature t a ? 4 0 to + 85 c storage temperature t stg ? 65 to + 150 c
ks 88c4504/p4504 electrical data 18 - 3 table 18-2 . d.c. electrical characteristics (t a = ? 4 0 c to + 85 c, v dd = 2.7 v to 5.5 v) parameter symbol conditions min typ max unit operating voltage v dd f osc = 25 mhz (instruction clock = 6.25 mhz) 4.5 ? 5.5 v f osc = 12 mhz (instruction clock = 3 mhz) 2.7 ? 5.5 input high voltage v ih1 all input pins except v ih2 0. 51 v dd ? v dd v v ih2 x in v dd ? 0.5 input low voltage v il1 all input pins except v il2 ? ? 0.2 v dd v v il2 x in 0.4 output high voltage v oh v dd = 5 v i oh = ? 1 ma v dd ? 1.0 ? ? v i oh = ? 100 ua v dd ? 0.5 ? ? output low voltage v ol1 v dd = 5 v i ol = 2 ma all output pins except port 2 ? ? 0.4 v v ol2 v dd = 5 v i ol = 15 ma , port 2 ? 0.5 1.0 input high leakage current i lih1 v in = v dd all input pins except x in ? ? 3 m a i lih2 v in = v dd x in 20 input low leakage current i lil1 v in = 0 v all input pins except x in and reset ? ? ? 3 i lil2 v in = 0 v , x in , reset ? 20 output high leakage current i loh v out = v dd all i/o pins and output pins ? ? 5 output low leakage current i lol v out = 0 v all i/o pins and output pins ? ? 0 ? 5 pull-up and pull- down resistor r l1 v in = 0 v; v dd = 5 v 10% ports 0? 5 , ta = 2 5 c 30 4 6 80 k w r l2 v in = 0 v; v dd = 5 v 10% ta = 2 5 c , reset only 1 20 240 320
electrical data ks 88c4504/p4504 18 - 4 table 18-2 . d.c. electrical characteristics (continued) (t a = ? 4 0 c to + 85 c, v dd = 2.7 v to 5.5 v) parameter symbol conditions min typ max unit supply current (note ) i dd1 v dd = 5 v 10% 20 mhz oscillation 20 40 ma v dd = 2.7 v 12 mhz oscillation 7 14 i dd2 idle mode; v dd = 5 v 10% 20 mhz oscillation 8 16 idle mode; v dd = 2.7 v 12 mhz oscillation 3 6 i dd3 stop mode; v dd = 5 v 10% lvd enable, t a = 2 5 c 110 220 m a note : supply current does not include current drawn through internal pull-up resistors or external output current loads. table 18-3. a.c. electrical characteristics (t a = -40 c to + 85 c) parameter symbol conditions min typ max unit interrupt input high, low width (p2.0-p2.7) t inth, t intl vdd=5v 180 - - ns input low width t rsl vdd=5v 1000 - - ns notes : 1. the unit t cpu means one cpu clock period. 2. the oscillator frequency is the same as thecpu clock frequency. t i n t l t i n t h 0 . 8 v d d 0 . 2 v d d figure 18-1. input timing for external interrupts (ports 2)
ks 88c4504/p4504 electrical data 18 - 5 t rsl 0.2 v dd reset figure 18-2. input timing for table 18- 4. input/output capacitance (t a = ? 40 c to + 85 c, v dd = 0 v) parameter symbol conditions min typ max unit input capacitance c in f = 1 mhz; unmeasured pins are connected to v ss ? ? 10 pf output capacitance c out i/o capacitance c io table 18-5 . data retention supply voltage in stop mode (t a = ? 40 c to + 85 c) parameter symbol conditions min typ max unit data retention supply voltage v dddr 2 ? 5.5 v data retention supply current i dddr stop mode, v dddr = 2.0 v ? ? 50 m a notes : 1. during the oscillator stabilization wait time (t wait ), all c pu operations must be stopped. 2. supply current does not include drawn through internal pull?up resistors and external output current loads.
electrical data ks 88c4504/p4504 18 - 6 v dd reset execution of stop instruction v dddr data retention mode stop mode reset occurs normal operating mode oscillation stabilization time t wait note : t wait is the same as 4096 x 16 x 1 / f . 0.2 v dd osc figure 18 - 3 . stop mode release timing initiated by reset
ks 88c4504/p4504 electrical data 18 - 7 table 18-6 . a /d converter electrical characteristics (t a = ? 4 0 c to + 85 c) parameter symbol conditions min typ max unit resolution ? 8 ? bit total accuracy v dd = 5 v ? ? 2 lsb integral linearity error ile conversion time = 5 us ? 1 integral linearity error dle av ref = 5 v ? 1 offset error of top eot av ss = 0 v 1 2 offset error of bottom eob 0.5 2 conversion time (1) t con 17 ? 170 m s analog input voltage v ian avss ? avref v analog input impedance r an ? 2 1000 ? m w analog reference voltage av ref ? 2.5 ? v dd v analog ground av ss ? v ss ? v ss + 0.3 v analog input current i adin av ref = v dd = 5v ? ? 10 ua analog block i adc av ref = v dd = 5v 1 3 ma current (2) av ref = v dd = 3v 0.5 1.5 ma av ref = v dd = 5v when power down mode 100 500 na notes : 1. 'conversion time' is the time required from the moment a conversion operation starts until it ends. 2. i adc is an operating current during a/d conversion.
electrical data ks 88c4504/p4504 18 - 8 note: the symbol ?r? signifies an offset resistor with a value of from 50 to 100. if this resistor is omitted, the absolute accuracy will be maximum of 3 lsbs. v dd v dd r 103 c 101 c 10 pf + - v ss KS88C4504 adc0 - adc3 av ref reference voltage input analog input voltage figure 18-4. recommended a/d converter circuit for highest absolute accuracy
ks 88c4504/p4504 electrical data 18 - 9 table 18-7. synchronous sio electrical characteristics (t a = ? 40 c to + 85 c, v dd = 4.5 v to 5.5 v, v ss = 0 v, fosc=10 mhz oscillator) parameter symbol conditions min typ max unit sck cycle time t cyc ? 200 ? ? ns serial clock high width t sckh ? 60 ? ? serial clock low width t sckl ? 60 ? ? serial output data delay time t od ? ? ? 50 serial input data setup time t id ? 40 ? ? serial input data hold time t ih ? 100 ? ? sck t sckl t sckh t cyc 0.8 v dd input data output data 0.2 v dd 0.8 v dd 0.2 v dd si so t od t id t ih figure 18-5. serial data transfer timing
electrical data ks 88c4504/p4504 18 - 10 table 18-8. main oscillator frequency (f osc1 ) (t a = ? 40 c + 85 c, v dd = 4.5 v to 5.5 v) oscillator clock circuit test condition min typ max unit crystal c2 c1 x in x out c2 c1 x in x out cpu clock oscillation frequency 4 ? 25 mhz ceramic c2 c1 x in x out cpu clock oscillation frequency 4 ? 25 mhz external clock x in x out a a x in input frequency 4 ? 25 mhz table 18-9. main oscillator clock stabilization time (t st1 ) (t a = -40 c + 85 c, v dd = 4.5 v to 5.5 v) oscillator test condition min typ max unit crystal v dd = 4.5 v to 5.5 v ? ? 10 ms ceramic stabilization occurs when v dd is equal to the minimum oscillator voltage range. ? ? 4 ms external clock x in input high and low level width (t xh , t xl ) 50 ? ? ns note : oscillation stabilization time (tst1) is the time required for the cpu clock to return to its normal oscillation frequency after a power-on occurs, or when stop mode is ended by a reset signal. the reset should therefore be held at low level until the t st1 time has elapsed.
ks 88c4504/p4504 electrical data 18 - 11 x i n t x l t x h 1 / f o s c 1 v d d ? 0 . 5 v 0 . 4 v figure 18-6. clock timing measurement at x in table 18-11. characteristics of voltage level detect circuit (t a = ? 40 c + 85 c) parameter symbol conditions min typ max unit operating voltage of vld v ddvld ? 2.7 ? 5.5 v detect voltage v vld ? 1.15 1.40 1.51 v current consumption i vld v dd = 5.5 v ? 100 200 ua
electrical data ks 88c4504/p4504 18 - 12 instruction clock = 1/4n x oscillator frequency (n = 1, 2, 8, 16) supply voltage (v) 18 mhz 4 m hz f osc 2 3 7 2.7 4 .5 25 mhz 1 5 4 6 16 mhz 14 mhz 12 mhz a b 4.5 mhz 1 m hz f cpu 6.25 mhz 4 mhz 3.5 mhz 3 mhz figure 18-7. operating voltage range
ks57c4504/p4504 mechanical data mechanical data 19 - 1 19 mechanical data overview the KS88C4504 microcontroller is available in a 80-pin qfp package (80-qfp-1420c) and a 80-pin tqfp package (80-tqfp-1212an). note : dimensions are in millimeters. 0.80 0.20 0.10 max 0.15 +0.10 - 0.05 0 - 8 2.65 0.10 3.00 max 0.05 min 17.90 0.3 14.00 0.2 (1.00) 80-qfp-1420c 23.90 0.3 #80 (0.80) #1 0.35 0.1 0.15 max 20.00 0.2 0.80 0.80 0.20 figure 19-1. 80-qfp-1420c package dimensions
mechanical data ks57c4504/p4504 19 - 2 note : dimensions are in millimeters. 14.00bsc 12.00bsc 80-tqfp-1212an 14.00bsc 12.00bsc #80 (1.25) #1 0.17 - 0.27 0.60 0.15 0.09 - 0.20 0 - 7 1.00 0.05 1.20 max 0.05-0.15 0.08 max m 0.50 figure 19-2. 80-tqfp-1212an package dimensions
ks57c4504/p4504 mechanical data mechanical data 19 - 3 note : dimensions are in millimeters. 30-sdip-400 8.94 0.2 #1 #15 #30 #16 0-15 0.25 +0.1 ? 0.05 10.16 1.12 0.1 0.51min 3.81 0.2 3.30 0.3 5.08max (1.30) 0.56 0.1 27.48 0.2 27.88 max 1.778 figure 19-3. 30-sdip-400 package dimensions
mechanical data ks57c4504/p4504 19 - 4 0~8 0.20 +0.10 - 0.05 8.34 0.2 0.78 0.20 11.43 #1 #16 #32 #17 32-sop-450a 12.00 0.3 note : dimensions are in millimeters. 19.90 0.2 0.10 max 0.0mi n 2.00 0.2 2.40max (0.43) 0.40 0.1 1.27 figure 19-4. 32-sop-450a package dimensions
ks 88c4504/p4504 ks88p4504 otp 20- 1 20 ks88p4504 otp overview the ks88p4504 single-chip cmos microcontroller is the otp (one time programmable) version of the KS88C4504 microcontrollers. it has an on-chip eprom instead of masked rom. the eprom is accessed by serial data format. ks88p4504 is fully compatible with KS88C4504, both in function and in pin configuration. as it has simple programming requirements, ks88p4504 is ideal for use as an evaluation chip for the KS88C4504.
ks88p4504 otp ks 88c4504/p4504 20- 2 pm dm rd wr vld p5.1 p5.0/ wait cs3 / p4.7 cs2 / p4.6 sdat / cs1 / p4.5 sclk / cs0 / p4.4 v dd1 /v dd1 v ss 1 /v ss 1 xout xin vpp /ea p4.3 p4.2 reset / reset p4.1 p4.0 pwm1/p3.7 pwm0/p3.6 tdout/p3.5 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 d7 d6 d5 d4 d3 d2 d1 d0 p0.0 p0.1 p0.2 v dd2 v ss2 p0.3 avref p0.4/adc0 p0.5/adc1 p0.6/ adc2 p0.7/ adc3 p1.0 p1.1 p1.2 p1.3 p1.4 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 a14 a15 p1.5/si p1.6/so p1.7/ sck p2.0/int0 p2.1/int1 p2.2/int2 p2.3/int3 p2.4/int4 p2.5/int5 p2.6/int6 p2.7/int7 p3.0/tdck p3.1/tcck/ p3.2/tdcap p3.3/tccap p3.4/tcout ks88p4504 80-qfp (top view) figure 20-1. ks88p4504 pin assignments (80-qfp package)
ks 88c4504/p4504 ks88p4504 otp 20- 3 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 ks88p4504 80-tqfp (top view) 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 d4 d5 d6 d7 a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 a14 a15 pm dm rd wr vld p5.1 p5.0/ wait cs3 / p4.7 cs2 / p4.6 sdat / cs1 / p4.5 sclk / cs0 / p4.4 v dd1 /v dd1 v ss 1 /v ss 1 xout xin vpp /ea p4.3 p4.2 reset / reset p4.1 d3 d2 d1 d0 p0.0 p0.1 p0.2 v dd2 v ss2 p0.3 avref p0.4/adc0 p0.5/adc1 p0.6/ adc2 p0.7/ adc3 p1.0 p1.1 p1.2 p1.3 p1.4 p1.5/si p1.6/so p1.7/ sck p2.0/int0 p2.1/int1 p2.2/int2 p2.3/int3 p2.4/int4 p2.5/int5 p2.6/int6 p2.7/int7 p3.0/tdck p3.1/tcck p3.4/tcout p3.2/tdcap p3.3/tccap tdout/p3.5 pwm0/p3.6 pwm1/p3.7 p4.0 figure 20-2. ks88p4504 pin assignments (80-tqfp package)
ks88p4504 otp ks 88c4504/p4504 20- 4 table 20-1. descriptions of pins used to read/write the eprom main chip during programming pin name pin name pin no. i/o function p4.5 sdat 10 i/o serial data pin (output when reading, input when writing) input and push-pull output port can be assigned. p4.4 sclk 11 i serial clock pin (input only pin) ea v pp 16 i eprom cell writing power supply pin (indicates otp mode entering) when writing 12.5v is applied and when reading 5 v is applied (option). reset reset 19 i chip initialization v dd1 /v ss1 v dd /v ss 12/13 i logic power supply pin. v dd should be tied to 5v during programming. table 20-2. comparison of ks88p4504 and KS88C4504 features characteristic ks88p4504 KS88C4504 program memory 4 k byte eprom 4 k bytes mask rom operating voltage (v dd ) 2.7 v to 5.5 v 2.7 v to 5.5v otp programming mode v dd = 5 v, v pp (test) = 12.5v pin configuration 80 qfp, 80 tqfp 80 qfp, 80 tqfp eprom programmability user program 1 time programmed at the factory operating mode characteristics when 12.5 v is supplied to the v pp (test) pin of ks88p4504, the eprom programming mode is entered. the operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in table 20-3 below. table 20-3. operating mode selection criteria v dd vpp (test) reg/ mem address (a15-a0) r/ w mode 5 v 5 v 0 0000h 1 eprom read 12.5 v 0 0000h 0 eprom program 12.5 v 0 0000h 1 eprom verify 12.5 v 1 0e3fh 0 eprom read protection note : "0" means low level; "1" means high level.
ks 88c4504/p4504 ks88p4504 otp 20- 5 d.c. electrical characteristics table 20-4 . d.c. electrical characteristics (t a = ? 4 0 c to + 85 c, v dd = 2.7 v to 5.5 v) parameter symbol conditions min typ max unit operating voltage v dd f osc = 25 mhz (instruction clock = 6.25 mhz) 4.5 ? 5.5 v f osc = 12 mhz (instruction clock = 3 mhz) 2.7 ? 5.5 input high voltage v ih1 all input pins except v ih2 0. 51 v dd ? v dd v v ih2 x in v dd ? 0.5 input low voltage v il1 all input pins except v il2 ? ? 0.2 v dd v v il2 x in 0.4 output high voltage v oh v dd = 5 v i oh = ? 1 ma v dd ? 1.0 ? ? v i oh = ? 100 ua v dd ? 0.5 ? ? output low voltage v ol1 v dd = 5 v i ol = 2 ma all output pins except port 2 ? ? 0.4 v v ol2 v dd = 5 v i ol = 15 ma , port 2 ? 0.5 1.0 input high leakage current i lih1 v in = v dd all input pins except x in ? ? 3 m a i lih2 v in = v dd x in 20 input low leakage current i lil1 v in = 0 v all input pins except x in and reset ? ? ? 3 i lil2 v in = 0 v , x in , reset ? 20 output high leakage current i loh v out = v dd all i/o pins and output pins ? ? 5 output low leakage current i lol v out = 0 v all i/o pins and output pins ? ? 0 ? 5 pull-up and pull- down resistor r l1 v in = 0 v; v dd = 5 v 10% ports 0? 5 , ta = 2 5 c 30 4 6 80 k w r l2 v in = 0 v; v dd = 5 v 10% ta = 2 5 c , reset only 1 20 240 320
ks88p4504 otp ks 88c4504/p4504 20- 6 table 20-4 . d.c. electrical characteristics (continued) (t a = ? 4 0 c to + 85 c, v dd = 2.7 v to 5.5 v) parameter symbol conditions min typ max unit supply current (note ) i dd1 v dd = 5 v 10% 20 mhz oscillation ? 20 40 ma v dd = 2.7 v 12 mhz oscillation 7 14 i dd2 idle mode; v dd = 5 v 10% 20 mhz oscillation 8 16 idle mode; v dd = 2.7 v 12 mhz oscillation 3 6 i dd3 stop mode; v dd = 5 v 10%, lvd enable 110 220 m a note : supply current does not include current drawn through internal pull-up resistors or external output current loads.


▲Up To Search▲   

 
Price & Availability of KS88C4504

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X